# PacketShader 2.0: Design Considerations

# FIF Testbed WG Meeting 2011.8.10. 3-6pm 충남대 공학2관 492호 Sue Moon

in collaboration with:

#### Joongi Kim, Seonggu Huh, Sangjin Han, Keon Jang, KyoungSoo Park<sup>‡</sup>

Advanced Networking Lab, CS, KAIST <sup>+</sup> Networked and Distributed Computing Systems Lab, EE, KAIST

#### PacketShader 1.0

GPUs

- a great opportunity for fast packet processing
- v1.0: more of a forwarding engine
  - Optimized packet I/O + GPU acceleration
  - scalable with
    - # of multi-core CPUs, GPUs, and high-speed NICs
- Current Prototype
  - Supports IPv4, IPv6, OpenFlow, and IPsec
  - 40 Gbps performance on a single PC



## **CPU BOTTLENECK**













- GPU Offloading for
  - Memory-intensive or
  - Compute-intensive operations





# OPTIMIZING PACKET I/O ENGINE



#### **User-space Packet Processing**

Packet processing in kernel is bad

- Kernel has higher scheduling priority; overloaded kernel may starve userlevel processes.
- Some CPU extensions such as MMX and SSE are not available.
- Buggy kernel code causes irreversible damage to the system.

Processing in user-space is good

- Rich, friendly development and debugging environment
- Seamless integration with 3<sup>rd</sup> party libraries such as CUDA or OpenSSL
- Easy to develop virtualized data plane.

But packet processing in user-space is known to be 3x times slower!
→ Our solution: (1) batching + (2) better core-queue mapping



Inefficiencies of Linux Network Stack						
	Functional bins	% of cycles				
-	skb (de)allocation	8.0%	=			
Compact metadata>	skb initialization	4.9%	-'`			
Batch processing>	NIC device driver	13.3%	- Huge packet buffer			
Software prefetch>	Compulsory cache misses	13.8%	_ /			
-	Memory subsystem	50.2%				
-	Others	9.8%	_			
	Total	100.0%	=			

CPU cycle breakdown in packet RX



#### **Huge Packet Buffer**

#### eliminates per-packet buffer allocation cost



Buffer for packet data Buffer for metadata

Our huge packet buffer scheme



#### **Batch Processing**

amortizes per-packet bookkeeping costs.

#### Simple queuing theory:

- input traffic > capacity of the system
- $\rightarrow$  RX queues fills up
- Dequeue and process multiple packets
  - It improves overall throughput



#### Effect of Batched Packet Processing

64-byte packets, two 10G ports, one CPU core





#### NUMA – Aware RSS

- RSS (Receive-Side Scaling) default behavior
  - RSS-enabled NICs distribute incoming packets into all CPU cores.
- To save bandwidth between NUMA nodes, we prevent packets from crossing the NUMA boundary.





#### Multiqueue-Aware User-space Packet I/O





# **GPU FOR PACKET PROCESSING**



#### **Advantages of GPU for Packet Processing**

- 1. Raw computation power
- 2. Memory access latency
- 3. Memory bandwidth
- Comparison between
  - Intel X5550 CPU
  - NVIDIA GTX480 GPU



## (1/3) Raw Computation Power

- Compute-intensive operations in software routers
  - Hashing, encryption, pattern matching, network coding, compression, etc.
  - GPU can help!





GPU: 672×10<sup>9</sup> = 1.4 (GHz) × 480 (# of cores)



## (2/3) Memory Access Latency

- Software router  $\rightarrow$  lots of cache misses
  - GPU can effectively hide memory latency





#### (3/3) Memory Bandwidth



#### CPU's memory bandwidth (theoretical): 32 GB/s





#### CPU's memory bandwidth (<u>empirical</u>) < 25 GB/s



#### (3/3) Memory Bandwidth



Your budget for packet processing can be less 10 GB/s



### (3/3) Memory Bandwidth



Your budget for packet processing can be less 10 GB/s GPU's memory bandwidth: 174GB/s



#### **Results** (w/ 64B packets) **CPU-only CPU+GPU 39.2** 38.2 **40** Throughput (Gbps) 35 32 28.2 30 25 20 15.6 15 10.2 8 10 3 5 0 **OpenFlow** IPv4 IPv6 **IPsec** GPU speedup 4.8x 2.1x 3.5x 1.4x



#### **Results**

Year	Ref.	H/W	IPv4 Throughput	
2008	Egi <i>et al</i> .	Two quad-core CPUs	3.5 Gbps	7
2008	"Enhanced SR" Bolla <i>et al</i> .	Two quad-core CPUs	4.2 Gbps	- Kernel
2009	"RouteBricks" Dobrescu <i>et al</i> .	Two quad-core CPUs (2.8 GHz)	8.7 Gbps	
2010	PacketShader (CPU-only)	Two quad-core CPUs (2.66 GHz)	28.2 Gbps	٦
2010	PacketShader (CPU+GPU)	Two quad-core CPUs + two GPUs	39.2 Gbps	⊢ User



#### What PacketShader is not

- Working router
  - Control plane missing
  - Microbenchmarked for only single appllications (protocols)
  - Basic protocols not implemented (e.g. ARP, ICMP, ...)



#### PacketShader 2.0

- Control plane integration
  - Dynamic routing protocols with Quagga or XORP
- Opportunistic offloading
  - CPU at low load
  - GPU at high load
- Multi-functional, modular programming environment
  - Integration with Click? [Kohler99]











## **#2 Opportunistic Offloading**

- Implemented in SSLShader, our GPU-based SSL accelerator
- Threshold-based switching between CPU-only and CPU+GPU operations



# #3 Multi-functional, modular programming environment



# #3 Multi-functional, modular programming environment

Cascading



#### Factors behind PacketShader 1.0 Performance

- Batching, batching, batching!
  - The IO engine (modified NIC driver) uses continuous huge packet buffers called "*chunks*".
  - The user-level process *pipelines* multiple chunks.
  - The GPU processes multiple chunks in parallel.
- Hardware-aware optimizations
  - No NUMA node crossing
  - Minimized cache conflicts among multi-cores



#### **Remaining Challenges**

- 100+ Gbps speed
- Stateful processing
  - Intrusion detection systems / firewalls



#### **Review of I/O Capacity for 100+ Gbps**

- QuickPath Interconnect (QPI)
  - CPU socket-to-socket link for remote memory
  - IOH-to-IOH link for I/O traffic
  - CPU-to-IOH for CPU to peripheral connections
- Today's QPI link
  - 12.8 GB/s or 102.4 Gbps
- Sandy Bridge
  - On recall at the moment
  - Expected to boost performance to 60 Gbps w/o modification



#### **Review of Memory B/W for 100+ Gbps**

- For 100Gbps forwarding we need 400 Gbps in memory bandwidth + bookkeeping
- Current configuration
  - triple-channel DDR3 1,333 MHz
  - 32 GB/s per core (theoretical) and 17.9GB/s (empirical)
- On NUMA system
  - More nodes
  - Careful placement...



#### **Future Work**

- Consider other architectures
  - AMD's APU
  - Tilera's tiled many-core chips
  - Intel's MIC
- Become a platform for all new FIA architectures
  - Advantage over NetFPGA, ServerSwitch, ATCA solutions
- Who in Korea will take it to full development?



#### Positioning

- Commercial competitor?
  - Core routers with 100+ Tbps capacity? No.
  - Edge routers with 100+ Gbps capacity with complex features? Maybe
  - Experimental platforms?
    - NetFGPA
    - ServerSwitch
    - RouteBricks
    - ATCA-based boxes



#### **Collaboration opportunities with US**

- PlanetLab #1
- OpenFlow / NetFPGA initiatives #1
- NSF GENI
- NSF FIA
  - XIA
  - NDN
  - MobilityFirst
  - Nebula



## A Collaboration opportunity with EU: OneLab2

- Extension of OneLab
- Open call by 2011.9.15.
- Work Packages
  - Control Plane Interoperability
  - Experimental Plane Interoperability
  - Wireless Testbeds
  - Wired Testbeds
- Private PlanetLab Korea (PPK) already federated
- What more needs to be done?
  - Long-term commitment
  - Designate a technical correspondent
  - Join as a partner by September
  - Apply for support to MKE or KCC



#### **Venues for publicity opportunities**

- ACM SIGCOMM conferences / workshops / poster sessions
- SOSP/OSDI, EuroSys, APSys
- ACM CCR (6pg only, 3mon turn-around)
- USENIX ;login
- GENI meetings
- EU FP7 meetings
- AsiaFI summer school, CFI conference



For more details https://shader.kaist.edu/

## QUESTIONS?

## THANK YOU!

